Distribution of phase end delay in corporate-fed phased arrays is examined. RMS phase errors versus scan angle are shown for digital phasers. Phaser bits should all b e located at each element. Delayer bits can b e also, but delayer loss, dispersion, temperature sensitivity, and size mitigate against using so many delayers. Alternative topologies, where delay bits are distributed in the corporate feed, are examined.
Introduction
t i s a truth universally acknowledged that a progressive phasing in the excitation of an array produces a beam scanned to a related angle. The devices that introduce this phasing are best called phasers, and for some years they have been digitally controlled, whether the actual intemal phase is analog or digital. Switched-line-length phasers, of course, produce the phase shift through delay, commonly of three, four, or five bits; the largest bit is 180", and the smallest (for five bits) is 11.25O. The discretization of phase invokes several consequences [I] . Quantization lobes are produced for large arrays, with heights that depend on the number of bits used in the phaser. Beam-steering precision is given by 0, = 03/2M , where 0, is the smallest beam-position increment, S3 is the half-power beamwidth, and the phaser has M bits. There is a limitation on bandwidth, as frequency changes move the heam; it will appear later that this beam shift occurs for both phase and delay phasers. Bandwidth is defined as heam movement from one -3 dB pattem point to the opposite -3 d! 3 point. For large arrays with uniform excitation, the bandwidth in percent is I.' . ' . BW = 86.6L/(LsinOo), where 1 is the wavelength, L is the array length, and So is the scan angle [I] . Large arrays will experience narrow bandwidth unless appropriately long delays are included.
It is common in array design to connect each element to a module that may contain receiver or transmitter components, and that usually includes a three., four., or five-hit phaser. Interesting questions arise: is bandwidth improved through use of line length phasers?; must all of the bits be located at each element? This last question is especially critical when delay lines are used in addition to the phasers, to provide wider bandwidth. Typically, the shortest delay hit is 2 n , and the longest is less than ( 2 4 j n ) s i n 0,. Since long delay lines are lossy, dispersive, temperature sensitive, and bulky, it would he desirable to distribute these delays through the corporate feed so as to reduce their number. These questions are addressed here.
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TIIETA. dug A linear array of equally spaced isotropic elements is used as a model to evaluate scan performance. This model is implemented in a FORTRAN array code, on an HP 64-bit UNIX workstation. The array is uniformly excited, and the number of elements is a power of two. The total delay needed is calculated from (2n~L/1)sinO~, and the longest delay. bit is this value modulo 2 z . Delay bits are successively removed (or not removed) until the 2z delay bit is reached. The process is then continued through the phaser bits, starting with the largest, z . It is convenient to separate phase bits from delay bits, as the former are usually provided by a module at each element, while the problems associated with long delay bits tend to limit their applicability to farther down the corporate feed.
To show how well a binary phaser represents the desired phase, the rms phase error over all elements is calculated versus scan angle for a 128-element array with half-wave element spacing. The plots are made with 1000 angle points; for each point, the exact phase minus the binary phase is squared and added; the rms error is the square root of the sum divided by the number of points. Figures 1, 2, and 3 give rms phase error for three-, four-, and fivebit phasers. There are certain angles for each where the error is small, while there are modest spikes where the error is above the mean. Generally, the rms error is constant, independent of scan angle. For all of these three cases, the mean value, independent of scan angle, is approximately 29% of the smallest phase bit. The peak spikes are approximately 33%. Figure 4 shows the rms error for the 128-element array, with element spacing of 0.58581 (grating lobes at 45"), for four bits. The mean level is unchanged, as is the spike level. As expected, the peak and dip angles are shifted. Calculations made for 16-element, half-wave-spaced arrays, with three, four, and five bits, very closely show the same mean values; the spikes and dips are at the same angles, but the oscillations in error are wider, and fewer, as expected. Thus, it may be concluded that rms phaser errors are less than one-third of the least bit.
Deployment of Phaser Bits
An examination of the phaser bits for a representative case affirms the well-established art of locating all bits at each element. Table 3 . Phaser bits for 60° scan. A sixteen-element array of half-wave spaced isotropic elements with four-bit phasers was calculated for scan angles of 30", 45O, and 60". These results are shown in Tables 1, 2 , and 3. Using the 16-element array with the corporate feed of Figure 5 , it is clear that distributing the bits down the feed tree is unsatisfactory. For example, with the smallest bit (#1) at each element, and a scan of 30°, Table 1 shows that for perfect phasing, bit #3 should be the same for elements 1-4, the same for elements 5-9, etc. Similarly, bit #4 ( K ) must be the same for elements 1-8. Using Tables 2 and  3 for a 45" scan: elements 1 and 2 should use the same bit #2, etc. As these simple conditions are not met, all the phaser bits should be located at each element.
As frequency changes, the main beam moves; as mentioned earlier, this limits the bandwidth. Calculations of beam shift versus frequency show that phasers using phase and those using delay produce essentially the same bandwidth. Of course, this is not true for the larger delay bits.
Deployment of Delayer Bits
To show how delay bits arise, delay bits were calculated for the 16-element, half-wave-spaced array, with four bits for phase and three bits for delay. Note that the largest delay bit was 1440". Table 4 gives the three delay bits for scan angles of 30°, 45", and 60". For example, with 45" scan, elements 3 and 4 must use the same 360" bit if that bit is located after the first combiner, but the bits in Table 4 To study the effects of placing delays in the corporate feed, but not at the element, the array code added the element pattern contributions in pairs, with pairs of those combined, etc. Delay bits were calculated and stored with two indices, one for the element number and one for the bit number. This allowed delay bits to be placed at any point in the feed chain, from the element to the final two-way combiner. An attempt to use only delayers with multiples of 27r resulted in two more topologies. The third deployment placed the smallest delay bit at the combiner level, next to the elements. The next-larger delay bit was placed at the next combiner level, etc.
[2]. For each combiner, the bits for the elements fed by that combiner were averaged. The results were modulo 7 r . When all average bits had been calculated, the phaser bits were re-optimized using these average delayers. Figure 8 sketches an example for one combiner in the second tier. Unfortunately, the averaging introduced a pseudo-random function that disturbed the scan perfom- arrays, f/fo = 1.0099, the beam position was exact, but quantization lobes adjacent to the main beam were only -6 and -9dB with respect to the main beam (see Figure 9 ). At ten times this bandwidth, f/fo = I. 1 , the main beam had split into several components. Thus, this scheme is not acceptable.
Note that the use of delays in multiples of 277 (without averaging) -where the smallest delay bit of 27c (In) was used over the first combiner level (where each combiner fed two elements), the next delay bit of 2 1 was used over the second combiner level, etc.
-will not produce frequency-independent beam steering, as shown in Table 4 . For any given scan angle, the delay bits did not fit a binary corporate feed, as seen in Table4. Two strategies for selecting delays along the corporate feed were evaluated. The first deployment located all phaser bits and all delay bits at each element. Each element would have a four-(or three-or five-) bit phaser, but the delay bits would be "staircased," with the most delay bits located at the edge element toward the scan direction. This topology provided frequency-independent beam steering, but required many delayers. Figure 6 shows the pattern for the 128-element array, with four-bit phasers. The quantization lobes were roughly 24 dB below the 45' main beam. A second deployment also provided perfect beam steering. The 16-element, half-wave-spaced array, scanned to 45O, was used as an example.
As sketched in Figure 7 , odd-numbered elements had zero phase, while even-numbered elements had kd sin Bo , provided by a phaser at the element. At the first combiner level, the even arms had zero delay, with the odd arms having a fixed delay. This procedure flowed down the feed tree, with the delays becoming progressively larger. Note that each delayer had to include the four phase bits and all the smaller delay bits, so that as the scan angle changed, the delay could change. This topology utilized the same number of phasers as the first configuration, but the number of delay bits was roughly halved. The fourth deployment also used delays in the corporate feed, but all delays were on only one level. For each combiner on that level, the total delay was calculated at the combiner center. Then, the phasers were re-optimized for each element. Again, the 128-element array was the test bed. Three cases were run, with delayers at the second tier (32 combiners), at the third tier (16 combiners), and at the fourth tier (eight combiners). At the center frequency, all three cases gave the canonical pattem of Figure 6 . For case 1, 32 combiners, the 10 x bandwidth ( f / f o = 1.1 ) showed perfect steering, but several quantization lobes were roughly -15 dB (see Figure 10) . At 20x bandwidth, again there was exact main-beam steering, but a quantization lobe equal to the main beam appeared at -72". For case 2, 16 combiners, the l o x bandwidth yielded perfect steering, but quantization lobes of -8 dB and -13 dB appeared. The third case, eight combiners, was worse. For a 5x bandwidth, steering was exact, but a -8dB quantization lobe occurred. At 10 x bandwidth, the main beam was bifurcated.
Since the 128-element array had six tiers of combiners, delays could be emplaced on more than one tier. Use of delays on two or three tiers should have increased the usable bandwidth, but these cases were not examined.
Note that the l o x one-sided bandwidth was only roughly 20% bandwidth. Realizing an octave of bandwidth (73%) without beam splitting or high quantization lobes would probably require delayers at several tiers of combiners.
An alternate to corporate feeds is a subarray feed, where several elements, each with phaser, are combined into a subarray. When each subarray is connected to the proper time delayer, the resulting steering bandwidth is multiplied by the number of subarrays [3] (see Figure 11 ). This can be seen from the pattem written as the product of the pattem of an isotropic array with subarray spacing, and the pattem of a subarray [4] . If, for example, fourelement subarrays were used, the 128-element case would have 32 subarrays, and a 32x increase in steering bandwidth. This increased steering bandwidth would be about 60%, just short of an octave. Unfortunately, over much of this bandwidth, high quantization lobes would appear; there is no apparent way to suppress them.
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Summary and Conclusions
Only two topologies allow frequency-independent beam steering without high quantization lobes. One locates all appropriate delays at each element. This is seldom used, due to delayer loss, dispersion, temperature sensitivity, and size. The second locates a delayer and phaser in one arm of each binary combiner. Although the number of phasers equals the number of .elements, the number of delayers is only half that.
Use of delayers on one tier of the corporate feed reduces the number of delayers, but the steering bandwidth increase is only modest, with best results, as expected, with the delayers at the first combiner level; this requires a number of delayers equal to half the number of elements. At the second combiner level (32 delayers for the 128-element example), the nominal steering bandwidth of 1% is increased to 10%. Locating delays at a combiner level farther from the elements gives less improvement. The intermediate case of placing delays at two or more combiner levels has not been examined, but larger bandwidth and more delayers would result.
Placing one delay bit at each tier of the corporate feed is not acceptable, due to high quantization lobes and main-beam bifurcation at large scan angles.
Use of subarrays, where each element has a phaser and each subarray has a delayer, gives a bandwidth-improvement factor equal to the number of subarrays. However, further improvement in bandwidth with this scheme appears infeasible. High quantization lobes reduce the usable bandwidth.
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Editor's Comments Coniinuedfrom page 23
If a high-quality photographic print or high-quality line art is supplied with a contribution, it makes little difference whether the printing plate is produced using a photographic process or a digital process. However, more and more, authors and other contributors are sending the Magazine photographs and graphics either in electronic form, or printed on relatively low-resolution (compared to a true photographic print) output devices (and just about every printer, color or monochrome, to which most engineers have access is a relatively low-resolution output device, in this situation). At the moment, we have no way ofmaking direct use of electronic file: we have to print it ont, too. While we have some rather high-resolution output devices, they are not even on a par with the $10,000+ dye-sublimation photographic printers found in drug-store photo processors, and they are certainly not the same as a hue, photographically produced print. Thus, electronic input is going through the process of being digitally printed and then digitally scanned before going through yet another digitization to get to the final form used to print the magazine. Similarly, photographs or finely detailed line art, supplied as printouts from relatively low-resolution output devices, are also scanned (by the Several things can be done to improve the situation. First, if you have a photograph, provide a true photographic print. True photographic prints are not produced on laser printers, inkjet printers, color laser printers, or granulated-wax-based-ink printers (e&, the XerodTektronix Phaser printers). They are ideally produced using a photographic process on photo-sensitive paper. They can also be produced by a photo-processing machine, using a highquality dye-sublimation printer. Second, if the original image or graphic was produced digitally or had to scanned, follow the recommendations I have given previously regarding the necessary resolution for adequate-quality reproduction (see my Editor's Comments in the June, 2000, issue of the Magazine, 42, 3, pp. 30ft).
Finally, we obviously need to move to preparing the Magazine digitally. We're already doing that. I hope to have our first issue produced using computer-to-plate processing before the end of this year: "stay tuned."
Continued on page 58
